

## United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE

United	States Patent and Trademark Unice
Address:	COMMISSIONER FOR PATENTS
	P.O. Box 1450
	Alexandria, Virginia 22313-1450
	www.uspto.gov

APPLICATION N	O. I	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/678,419	78,419 10/03/2003		Neil McLellan	50626.59	1002
35510	7590	01/31/2006		EXAMINER	
KEATING & BENNETT, LLP				TRAN, MAI HUONG C	
8180 GREENSBORO DRIVE SUITE 850			ART UNIT	PAPER NUMBER	
MCLEAN	MCLEAN, VA 22102			2818	
				DATE MAILED: 01/31/2006	5

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)						
	10/678,419	MCLELLAN ET AL.						
Office Action Summary	Examiner	Art Unit						
	Mai-Huong Tran	2818						
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply								
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.  - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.  - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.  - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).								
Status								
1)⊠ Responsive to communication(s) filed on 15 D	ecember 2005							
<i>,</i>	, <del></del>							
, —	closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.							
Disposition of Claims	•							
4)⊠ Claim(s) <u>1-17</u> is/are pending in the application.								
5) Claim(s) is/are allowed.	4a) Of the above claim(s) is/are withdrawn from consideration.							
5)[ Claim(s) is/are allowed. 6)⊠ Claim(s) <u>1-17</u> is/are rejected.								
7) Claim(s) is/are objected to.								
8) Claim(s) are subject to restriction and/o	r election requirement	•						
o) Glaim(s) are subject to restriction and/o	r croonon roquii omoni.							
Application Papers								
9) The specification is objected to by the Examine	r.							
10)⊠ The drawing(s) filed on <u>14 January 2005</u> is/are: a)⊠ accepted or b)□ objected to by the Examiner.								
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).								
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).								
11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.								
Priority under 35 U.S.C. § 119								
12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).  a) All b) Some * c) None of:								
1. Certified copies of the priority documents have been received.								
2. Certified copies of the priority documents have been received in Application No								
3. Copies of the certified copies of the priority documents have been received in this National Stage								
application from the International Bureau (PCT Rule 17.2(a)).								
* See the attached detailed Office action for a list of the certified copies not received.								
•								
Attachment(s)								
1) X Notice of References Cited (PTO-892)	4) Interview Summary	(PTO-413)						
Paper No(s)/Mail Date								
i) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)  Paper No(s)/Mail Date  5) Notice of Informal Patent Application (PTO-152)  6) Other:								
i apei itologimian pate	J) [							

Application/Control Number: 10/678,419

Art Unit: 2818

## **DETAILED ACTION**

## Claim Rejections - 35 U.S.C. § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 1-6 are rejected under 35 U.S.C. 103 (a) as being unpatentable over U.S. Patent No. 6,069,023 to Bernier et al. in view of Terpstra et al. (5,523,049).

Regarding to claim 1, figure 4 of Bernier discloses an integrated circuit package comprising a substrate 242 having first and second surfaces and a plurality of conductive traces (fig. 4) therebetween; a semiconductor die flip-chip 248 mounted to the first surface of the substrate 242 and electrically connected to ones of the conductive traces (fig. 4); an aluminum alloy (col. 15, lines 35-36) heat spreader 246 fixed to a back side of the semiconductor die 248; and a plurality of contact balls (fig. 4) disposed on the second surface of the substrate 242, in the form of a ball grid array, ones of the contact balls of the ball grid array being electrically connected with ones of the conductive traces (col. 8, lines 54-62, and fig. 4).

Bernier does not disclose an intermetallic heat spreader. However, Terpstra teaches an intermetallic heatspreader (col. 3, lines 33-46).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to form an intermetallic heatspreader, as taught by Terpstra et al. in order to dissipate the excessive heat to prevent damage to or failure of the device and to build high performance electronic circuitry (col. 1, lines 33-39).

Regarding to claim 2, Bernier discloses the integrated circuit package wherein the semiconductor die 248 is flip-chip mounted to the first surface of the substrate and electrically connected to ones of the conductive traces via a plurality of solder ball connectors (col. 8, lines 54-62, and fig. 4).

Regarding to claim 3, Bernier discloses the integrated circuit package further comprising an underfill material surrounding the solder ball connectors (col. 8, lines 40-62, and figs. 3, 4).

Regarding to claim 4, Bernier discloses the integrated circuit package wherein the solder ball connectors are comprised of eutectic solder (col. 7, lines 30-41, col. 9, lines 3-4, and figs. 2, 5).

Regarding to claim 5, Bernier discloses the integrated circuit package wherein the intermetallic heat spreader is fixed to the backside of the semiconductor die by a thermally conductive adhesive (col. 6, lines 46-48, col. 8, lines 57-59).

Regarding to claim 6, Bernier discloses the integrated circuit package wherein the intermetallic heat spreader is fixed to the backside of the semiconductor die by a thermally conductive epoxy (col. 8, lines 57-59).

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 1 and 7-8 are rejected under 35 U.S.C. 103 (a) as being unpatentable over U.S. Patent No. 6,583,513 to Utagikar et al. in view of Terpstra et al. (5,523,049).

Regarding to claim 1, figures 2 and 3 of Utagikar discloses an integrated circuit package comprising a substrate 120 having first and second surfaces and a plurality of conductive traces 160 therebetween; a semiconductor die flip-chip 110 mounted to the first surface of the substrate 120 and electrically connected to ones of the conductive traces 160; a metal alloy heat spreader 144 fixed to a back side of the semiconductor die

110; and a plurality of contact balls 150 disposed on the second surface of the substrate 120, in the form of a ball grid array, ones of the contact balls 150 of the ball grid array being electrically connected with ones of the conductive traces 160 (col. 5, lines 64-67, col. 6, lines 1-31).

Utagikar does not disclose an intermetallic heat spreader. However, Terpstra et al. teach an intermetallic heat spreader (col. 3, lines 33-46).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to form an intermetallic heatspreader, as taught by Terpstra et al. in order to dissipate the excessive heat to prevent damage to or failure of the device and to build high performance electronic circuitry (col. 1, lines 33-39).

Regarding to claim 7, Utagikar discloses the integrated circuit package wherein the metal alloy heat spreader 144 comprises a first portion fixed to the backside of the semiconductor die 110 and a plurality of sidewalls in contact with the substrate 120 (col. 6, lines 22-31, and fig. 3).

Utagikar does not disclose the intermetallic heat spreader. However, Terpstra et al. teach an intermetallic heat spreader (col. 3, lines 33-46).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to form an intermetallic heatspreader, as taught by Terpstra et al. in order to dissipate the excessive heat to prevent damage to or failure of the device and to build high performance electronic circuitry (col. 1, lines 33-39).

Regarding to claim 8, Utagikar discloses the integrated circuit package wherein the sidewalls are fixed to the substrate 120 (fig. 3).

Claims 9 and 10 are rejected under 35 U.S.C. 103 (a) as being unpatentable over U.S. Patent No. 6,583,513 to Utagikar et al. in view of Terpstra et al. (5,523,049) and further in view of the remark.

Regarding to claim 9, Utagikar in view of Terpstra discloses the claimed invention except for the integrated circuit package wherein the heat spreader is fixed to a plurality of intermediate sidewalls at a plurality of sites, each of the intermediate sidewalls being fixed to the substrate. It would have been obvious to one of ordinary skill in the art at the time the invention was made to form the heat spreader that is fixed to a plurality of intermediate sidewalls at a plurality of sites, since it has been held that modifying the structure of the device, where needed, involves only routine skill in the art.

Regarding to claim 10, Terpstra discloses the intermediate sidewalls comprise an intermetallic material (col. 3, lines 33-46).

Claims 11, 12, 16 and 17 are rejected under 35 U.S.C. 103 (a) as being unpatentable over U.S. Patent No. 6,069,023 to Bernier et al. in view of Terpstra et al. (5,523,049) and further in view of the remark.

Application/Control Number: 10/678,419

Art Unit: 2818

Regarding to claims 11, 12, 16 and 17, Bernier in view of Terpstra discloses an integrated circuit package comprising a substrate 242 having first and second surfaces and a plurality of conductive traces (fig. 4) therebetween; a semiconductor die flip-chip 248 mounted to the first surface of the substrate 242 and electrically connected to ones of the conductive traces (fig. 4); a heat spreader 246 having a coefficient of thermal expansion of Cu about 17 ppm/°C or of Al about 23.4 ppm/°C, fixed to a back side of the semiconductor die 248; and a plurality of contact balls (fig. 4) disposed on the second surface of the substrate 242, in the form of a ball grid array, ones of the contact balls of the ball grid array being electrically connected with ones of the conductive traces (col. 8, lines 54-62, and fig. 4).

Bernier in view of Terpstra does not disclose the intermetallic heat spreader having a coefficient of thermal expansion in the range of about 18 ppm/°C to about 26 ppm/°C.

It would have been obvious to one of ordinary skill in the art at the time the invention was made to form the heat spreader of Bernier in view of Terpstra comprising an intermetallic compound (col. 15, lines 34-36) having a coefficient of thermal expansion in the range of about 18 ppm/°C to about 26 ppm/°C in order to increase thermal conduction and to also reduce delamination problems (col. 2, line 67, col. 3, line 1), since it has been held that where the general conditions of a claim are disclosed in the

prior art, discovering the optimum or working ranges involves only routine skill in the art. In re Aller, 105 USPQ 233.

Claims 13 is rejected under 35 U.S.C. 103 (a) as being unpatentable over U.S. Patent No. 6,069,023 to Bernier et al. in view of Terpstra et al. (5,523,049) and further in view of Chen et al. (hereinafter Chen) (Pub. No. US 2003/0150595).

Regarding to claim 13, Bernier in view of Terpstra discloses the claimed invention except for the integrated circuit package wherein intermetallic compound comprises CuAl<sub>3</sub>.

However, Chen teaches the intermetallic compound comprises CuAl (page 1, [0012]).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to form the intermetallic compound comprising CuAl, as taught by Chen in order to accomplish the external configuration of various heat sinks through direct compression casting for dissipating high heat sources in a central process unit of a computer (page 1, [0002]).

Claim 14 is rejected under 35 U.S.C. 103 (a) as being unpatentable over U.S. Patent No. 6,069,023 to Bernier et al. in view of Terpstra et al. (5,523,049) and further in view of Alcoe et al. (US 6,570,259) (hereinafter Alcoe).

Regarding to claim 14, Bernier in view of Tepstra discloses the claimed invention except for the intermetallic compound has a modulus of elasticity of at least the modulus of elasticity of the semiconductor die.

Page 9

However, Alcoe discloses a semiconductor chip package, wherein the compound 46 has a modulus of elasticity of at least the modulus of elasticity of the semiconductor die (col. 7, lines 4-12).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to form the intermetallic compound having a modulus of elasticity of at least the modulus of elasticity of the semiconductor die, as taught by Alcoe in order to provide a package for the semiconductor chip that minimizes stresses and strains that arise from differential thermal expansion (col. 5, lines 18-21).

Claim 15 is rejected under 35 U.S.C. 103 (a) as being unpatentable over U.S. Patent No. 6,069,023 to Bernier et al. in view of Terpstra et al. (5,523,049) and further in view of Shaw et al. (U.S. Patent No. 5,330,701) (hereinafter Shaw).

Regarding to claim 15, Bernier in view of Terpstra discloses the claimed invention except for the integrated circuit package wherein the intermetallic compound comprises NiAl. Shaw discloses the intermetallic compound comprises NiAl (col. 1, lines 15-29, lines 49-55). It would have been obvious to one of ordinary skill in the art at the time the invention was made to form the intermetallic compound comprises NiAl as taught by

Art Unit: 2818

Shaw in order to have the attractive characteristics of low density, high strength, good corrosion and oxidation resistance, and relatively low cost. The specific combination of low density and high strength makes these materials excellent candidates for uses in which high strength is required in conjunction with minimum weight (col. 1, lines 20-32).

## Conclusion

Any inquiry concerning this communication on earlier communications from the examiner should be directed to Mai-Huong Tran, (571) 272-1796. The examiner can normally be reached on Monday-Thursday from 8:00 AM to 6:30 PM. The examiner's supervisor, David Nelms can be reached on (571) 272-1787.

The fax phone number for the organization where this application or proceeding is assigned is (571) 273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR, Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <a href="http://pair-direct.uspto.gov">http://pair-direct.uspto.gov</a>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).